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 
Abstract—A novel reconfigurable CMOS class-F power 
amplifier (PA) at 2.4 GHz is proposed in this paper. It is able to 
match the output load variations mainly due to the effect of hand 
and head on a mobile phone. The effect of load variation on PAE, 
output power and distortion is compensated by reconfiguring the 
output network using an impedance tuner. The tuner controls the 
output matching at fundamental frequency without affecting the 
class-F harmonic tuning up to 3rd harmonic. To the authors’ 
knowledge, this is the first design of a CMOS class-F PA 
addressed to compensate the effect of load variation. 
Measurement results for 50 load impedance show a maximum 
PAE of 26%, and maximum output power of 19.2 dBm. The 
measured total harmonic distortion is 4.9%. Measurement 
results for load values other than 50  show that PAE increases 
from 6.5% (not-tuned PA) up to 19.9% (tuned PA) with the same 
output power (19.2 dBm). Tuning also reduces the ACLR by 5 dB 
and the spectral regrowth of a WiFi signal at the PA output. The 
size of the fabricated chip is 1.6 mm × 1.6 mm. 
 
Index Terms—Reconfigurable, class-F, power amplifier (PA), 
CMOS, impedance tuner 
 
I. INTRODUCTION 
OWER amplifiers (PAs) are critical blocks in wireless 
communication systems because of their high power 
consumption. The demand for longer battery lifetime, smaller 
size and lower cost brings a great need for PAs to be highly 
efficient and integrated with other devices in a single chip [1]. 
The PA is the most difficult block to implement in CMOS [2] 
due to the low breakdown voltage, the conductive substrate, 
and the sheet-resistance of the poly silicon that limit the output 
power and efficiency. 
Switching PAs [3] such as class-E [4]–[6] and class-F [7]–
[10], have a minimum overlap between drain voltage and 
current waveforms, resulting in low power consumption and 
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high efficiency. Although the class-E load network (consisting 
of one resonator) is simpler than class-F (consisting of 
multiple resonators), the voltage swing on the drain of a class-
E PA can reach up to 3.6 times the drain bias voltage VDD, 
while only 2 times VDD is possible for a class-F PA. Therefore, 
for the implementation on low breakdown technologies such 
as CMOS, a class-F PA is more suitable. A few fully 
integrated class-F PAs in CMOS have been reported [11]–
[14]. To overcome the CMOS substrate limitation [15], low-
loss matching networks using off-chip components have been 
proposed [16]–[19]. Furthermore, techniques such as power 
combining [14], [20] and stacked transistors [21] are used to 
increase the output power. 
 In wireless communications networks it is desired that RF 
front ends and consequently PAs could adapt to different 
conditions such as change in bias, frequency, load impedance 
or power. Load impedance variation happens when a user 
holds the mobile phone and the strong interaction between 
head, hand and antenna causes a change in antenna impedance 
[22], [23] leading to a reduced performance. In [24], a not-
integrated tunable output matching network (OMN) for 
reconfigurable RF frontends is presented which includes 
harmonic tuning. Some other topologies for adaptive 
impedance tuners are presented in [25], [26]. 
Recent RF PAs with reconfigurable impedance tuning 
networks are aimed for multi-band operation [13], [20], [27], 
[28]. Other works are aimed for output power control using 
on-chip power combiners [29], bondwires and switched 
capacitors [30], or a combination of an adaptive power supply 
and impedance tuning using varactor diodes [31]. Techniques 
for adaptive control of impedance matching networks which 
provide automatic compensation of antenna mismatch are 
presented in [32]. In [33], a dynamic load trajectory 
manipulation technique is presented to enhance the efficiency 
of a CMOS Class-G PA, but with fixed load (antenna) 
impedance. In [34], a reconfigurable Doherty PA with 
transformer-based networks is presented which provides 
robust PA operation against load mismatches up to 2:1 
VSWR. Among all the reported CMOS PAs only [13], [14] 
are reconfigurable class-F PAs, however the reconfiguration is 
not in load impedance but in frequency [13] or output power 
[14]. 
In this paper a novel reconfigurable CMOS class-F PA 
working at 2.4 GHz is proposed which can match different 
load impedance values. The effect of PA load variation on 
power-added efficiency (PAE), output power and distortion is 
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compensated by reconfiguring the output network using an 
impedance tuner which includes two MOS variable capacitors. 
The tuner controls the output matching at fundamental 




II. PROPOSED RECONFIGURABLE CLASS-F PA DESIGN 
A. Load-pull analysis 
In an ideal class-F PA, the load impedance seen by the 
transistor should be a short circuit at even harmonics and an 
open circuit at odd harmonics. In a real PA, the active device 
is not an ideal switch, and therefore the optimum load 
impedances at harmonic frequencies are not short or open 
circuits. The load impedance values at the output of transistor 
at fundamental and harmonic frequencies which give highest 
power-added efficiency (PAE) or highest output power or a 
tradeoff between them can be derived from a load-pull 
analysis using the nonlinear model of the transistor. The active 
device in this design is a 3.3 V thick oxide 0.18 m NMOS 
transistor available in TSMC
TM
 CMOS technology. The 
transistor size is 64  8 m (64 fingers with a length of 8 m 
each). The output power and PAE contours of this device 
obtained from load-pull at fundamental frequency (2.4 GHz) 
are shown in Fig. 1(a). It shows that a maximum PAE of 
30.1% can be achieved for a load impedance ZL1 = 42 + j21.6 
, which has been selected for the PA design. The same 
procedure is done for 2
nd
 harmonic (Fig. 1(b)) and 3
rd
 
harmonic (Fig. 1(c)). To reduce distortion (harmonic content 
at the amplifier output), harmonic loads near to those of an 
ideal class-F operation were chosen, even though (from Fig. 
1(b)) the 2
nd
 harmonic load does not show optimal PAE/output 
power. With the above criteria, the selected load impedance 
values are ZL2 = 2.5 – j3.7  and ZL3 = 11.3 + j53 , 
respectively.  The 3
rd
 harmonic load is shifted from an ideal 
open circuit due to the transistor drain capacitance. This way a 
class-F operation is guaranteed providing a trade-off between 
PAE, output power and distortion. The OMN proposed in 
Section II.B (Fig. 2) is designed to give these impedances at 
the desired frequencies.  
From Fig. 1(c) it is apparent that PAE and output power are 
much insensitive to the impedance at 3
rd
 harmonic and 
therefore (as studied in detail in Section II.C) to variations of 
this impedance produced by the reconfigurable OMN and 
different amplifier load impedances. The above calculations 
take into account loss in the matching networks. The effect of 
loss in the PA performance is further analyzed in Sections II.C 
and III.  
B. Output matching network 
The proposed OMN to achieve class-F operation using 
lumped elements is shown in Fig. 2(a). It consists of a 
harmonics filter and a CLC pi-shaped matching network at 
fundamental frequency (f0) with variable capacitors (tuner).  
The harmonics filter should provide an open circuit for odd 
harmonics and a short circuit for even harmonics in an ideal 







Fig. 1.  Constant PAE (thin) and output power (thick) contours at (a) 
Fundamental (2.4 GHz), (b) 2nd harmonic (4.8 GHz), and (c) 3rd harmonic (7.2 
GHz).  
 
series capacitor Cs are not required and, since in our design the 




 harmonics, the series LC  
resonator built by L2 and C2 resonates at 2f0, providing a short 
circuit to the 2
nd
 harmonic. The resonator L3C3 provides an 
open circuit at 3f0. At frequencies well below its respective 
resonant frequency, resonator L2C2 behaves as a capacitor, and 
resonator L3C3 behaves as an inductor, giving a low pass filter 
that will have a small influence on the matching network 
behavior. 
In a realistic class-F operation, since the optimum load 
impedances at harmonics are not short or open circuits but the 
values obtained previously from load-pull analysis (Section 
II.A), the harmonics filter is modified by adding the parallel 
inductance Ld and the series capacitor Cs. In that case, the 
equivalent circuit at 2f0 is shown in Fig. 2(b). It can be 
observed that the filter for the 2
nd
 harmonic is uncoupled from 
the matching network, thus adjusting the variable capacitors 
will not have any effect on the 2
nd
 harmonic load. At 3f0 the 
equivalent circuit is presented in Fig. 2(c), which is also 
uncoupled from the matching network section. 
PAPER ID: TCAS-I-02233-2017.R3 3 
The design process begins by choosing appropriate values 
for the resonator components (L2, C2 and L3, C3). Considering 
their respective resonance frequencies the values of the 
products L2C2 and L3C3 are obtained. Inductors are chosen so 
as to minimize the chip area with optimum Q factor. Then the 
capacitor values are fixed. Values of Cs and Ld are obtained 
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 harmonic respectively obtained previously by load-pull 
analysis, and ω0 the fundamental angular frequency. In the 
above derivation, the circuit elements are considered lossless, 
and therefore only the imaginary part of ZL2 and ZL3 is taken 
into account. In this design the following values were chosen 
for the resonator elements: C2 = 7 pF, L2 = 0.06 nH, C3 = 0.6 
pF, L3 = 0.8 nH. The values of Cs and Ld obtained using (1) 
are Cs = 9 pF, Ld = 2.3 nH. 
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(b)          (c) 
Fig. 2. (a) Proposed output matching network for the Class-F PA using 
lumped elements. (b) Equivalent circuit at 2f0. (c) Equivalent circuit at 3f0.   
 
Next step is the design of the pi-shaped matching network 
(tuner) at fundamental frequency (elements C01, L0 and C02 in 
Fig. 2). With such a circuit topology any arbitrary load 
impedance can be transformed into the optimal transistor load 
impedance at fundamental frequency (ZL1). To calculate C01, 
L0 and C02, the input impedance at fundamental (
'
L1Z in Fig. 
2(a)) is first calculated from the required transistor load 
impedance ZL1 = 42 + j21.6 , by taking into account the 
effect of the harmonics filter elements. Next, the real and 
imaginary part of the normalized input admittance 
' '
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where 0 1 01 2 02· · , · · , · ·X j L B j C B j C     . By assuming a 
convenient value for L0 (L0 = 3 nH), the system in (2) can be 
solved for C01 and C02 obtaining C01 = 1.38 pF and C02 = 0.58 
pF. The matching network is implemented as shown in Fig. 3. 
Cvar1 and Cvar2 are MOS varactors that use the gate capacitance 
of a MOS transistor and their capacitance value can be 
controlled by applying a voltage at the gate of it (Vctl1, Vctl2). 
Fixed capacitors, CP1 and CP2, must be connected in series 
before the variable capacitor in order to block the gate DC 
voltage, preventing it from going to the output of the PA. 
Another advantage of using two capacitors in series is that the 
peak voltage at the drain gets divided by two (approximately), 
hence minimizing the risk of breakdown. In this design the 
chosen values for CP1, CP2 are 10 pF and 6.1 pF respectively, 
and the varactor capacitance range is 1.1 pF2.4 pF for Cvar1, 
and 0.54 pF1.1 pF for Cvar2. These selections are justified by 
the simulations performed in Section II.C. As shown in the 
simulated results of Fig. 4 and Fig. 5, the selected varactor 
ranges are appropriate to cover a region in the Smith Chart of 
amplifier load impedances (antenna) with reflection 
coefficient magnitude up to 0.5, which are transformed in a 
circle close to the optimal transistor load impedance at 
fundamental frequency (with PAE > 27%). The particular 
varactor values Cvar1 = 1.6 pF and Cvar2 = 0.64 pF, combined 
with CP1 and CP2, produce C01 = 1.38 pF and C02 = 0.58 pF, as 










Fig. 3. Implementation of the matching network of Fig. 2(a) at fundamental 
frequency, using a series connection of capacitor and MOS varactor.   
 
C. Impedance reconfiguration 
The operation of the OMN to compensate the effect of load 
variation on the performance of the PA is demonstrated in Fig. 
4, in which the simulated OMN input impedances for the full 
range of varactor capacitances Cvar1 and Cvar2 are plotted on a 
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All the OMN circuit elements shown in Fig. 2, namely the 
CLC pi-network at fundamental (tuner), L2C2 resonator at 2
nd
 
harmonic, L3C3 resonator at 3
rd
 harmonic, inductance Ld and 
capacitance Cs are included in the simulation. Therefore any 
effect caused by the harmonic circuit elements is taken into 
account at fundamental frequency, and also the effect of 
variation of capacitances Cvar1 and Cvar2 are included in the 
simulation at harmonic frequencies. Different amplifier load 
impedances with increasing reflection coefficient magnitude 
have been considered. As a first case Fig. 4(a)(b) show the 
simulated OMN input impedance for a nominal load 
impedance (ZLA = 50 ). In Fig. 4(a) the OMN circuit 
elements are ideal (lossless). In Fig. 4(b) lossy elements are 
considered, with quality factors QL = 12 for inductors and QC 
= 20 for capacitors (including MOS varactors), which are 
commonly used in CMOS technology. 
From inspection of Fig. 4(a)(b) the following conclusions 
of the OMN operation for nominal amplifier load impedance 
are extracted: 
 The OMN input impedance range at fundamental 
frequency includes the optimal value (ZL1 = 42 + j21.6 
) from load-pull simulations. Specifically, this is 
achieved for Cvar1 = 1.6 pF and Cvar2 = 0.64 pF, within 
the capacitance variation range. Moreover, as it can be 
observed comparing with the PAE contours of Fig. 1(a), 
most OMN input impedance values fall inside a circle 
featuring good amplifier performance with PAE > 27% 
and Pout > 17 dBm. Therefore possible inaccuracies in 
setting the varactor voltages (thus capacitances) have a 
little impact in the amplifier performance. 
 The OMN input impedance at 2nd harmonic is 
independent of the varactor capacitance variation, and 
therefore the 2
nd
 harmonic is decoupled from tuning at 
fundamental frequency. Regarding the 3
rd
 harmonic, the 
imaginary part changes with varactor capacitance, 
though the variation range is small (from j49  to j63 
), with a negligible impact on PAE and output power as 
it can be observed in Fig. 1(c). 
 Loss in the circuit elements (including MOS varactors) 
has a small effect in the input impedance distribution at 
fundamental frequency. In particular, comparing Fig. 
4(a) to Fig. 4(b), a maximum phase rotation of 20º and a 
reduction of 0.06 in the reflection coefficient magnitude 
are observed, but always keeping the optimal impedance 
value within the range of varactor capacitances. The 





 harmonic, featuring a reflection coefficient 
magnitude of 0.85 (2
nd
 harmonic) and 0.69 (3
rd
 
harmonic), but the PAE and output power are unaffected. 
 
The OMN input impedance has been simulated for load 




    
of increasing magnitude (0  |LA|  0.5) and full phase range 
(-180º  LA  180º), simultaneously sweeping the varactor 





























Fig. 4. Simulated OMN input impedance for different load impedances ZLA 
and full range of varactor capacitance variation. (a) Ideal (lossless) OMN with 
50  load. (b) Lossy OMN with 50  load. (c) Lossy OMN with |LA| = 0.3 
and full phase variation (-180º  LA  180º). (d) Lossy OMN with |LA| = 0.5 
and full phase variation (-180º  LA  180º). 
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circuit elements are considered lossy, with same quality factor 
as in the previous 50 simulation. Fig. 4(c)(d) show the 
results for the particular cases |LA| = 0.3 and |LA| = 0.5 and 
full range of phase LA with an increment of 45º, in a zoomed 
Smith chart. Every simulated OMN input impedance set for a 
given phase LA consists of a “matrix” of dots corresponding 
to the different Cvar1 and Cvar2 values. A constant PAE circle 
around the optimal OMN input impedance at fundamental 
frequency is also drawn, in order to assess which load 
impedances will be transformed into OMN input impedances 
yielding PAE > 27% and Pout > 17 dBm, which are only 
slightly smaller (3% and 0.5 dB, respectively) than the optimal 
results. It can be observed that any impedance ZLA with |LA| ≤ 
0.3 is transformed within the 27% PAE circle for some value 
of the varactor capacitances. Impedances with 0.3 ≤ |LA| ≤ 0.5 
are also transformed within the circle but with limited phase 
range. In the limit (|LA| = 0.5), the allowed phase range is 
180º  LA  125º and 33º  LA  75º. Higher reflection 
coefficient values (|LA|> 0.5) are transformed outside, but 
surrounding the circle. Therefore though the theoretical PAE 
and output power will be smaller than 27% and 17 dBm, 
respectively, the OMN will still be compensating the varying 





 harmonic impedances are 
insensitive to load impedance variations. Although not shown 
in the zoomed view of Fig. 4(c)(d), the harmonic impedances 
follow the same pattern as in Fig. 4(a)(b). The black area in 
Fig. 5(a) depicts the load impedance region that will be 
transformed within the constant PAE circle, which agrees with 
the perturbed region for mobile phones reported in the 
literature [22], [23]. The necessary capacitances Cvar1 and Cvar2 
to cover this area can then be mapped into varactor actuation 
voltages, Vctl1 and Vctl2, respectively, which range is -3.3 V to 
+3.3 V. Fig. 5(b) shows the varactor actuation voltages as a 
function of the load reflection coefficient magnitude (|LA|) 
and phase (LA). It can be observed that the required control 
voltages mainly depend on the phase. 
D. Power Amplifier Implementation 
Using the reconfigurable output matching structure 
proposed in Section II.B, the final reconfigurable CMOS 
class-F PA configuration is shown in Fig. 6. A cascode 
structure has been selected that permits higher bias voltages 
without damaging the transistors. The input matching network 
is composed of a series inductor Li (Li = 4.6 nH) and a parallel 
capacitor Ci (Ci = 0.61 pF) to match the power device to 50  
input impedance for a high power transfer. MOS varactors in 
the OMN and inductors are critical in terms of loss. In Section 
III the PA performance degradation due to these losses is 
simulated and compared to measurements. A picture of the 
fabricated chip is shown in Fig. 7 in which the pads for RF 
signal, and CMOS transistor and MOS varactor DC-bias are 
apparent. 
III. SIMULATION AND MEASUREMENT RESULTS 
Simulations are performed with Keysight ADS and 
Cadence Spectre RF software packages considering the circuit 
of Fig. 6. The nominal bias point is VDD = 3 V, VGG = 1.3 V, 
with DC drain current ranging from 44 mA to 63 mA for input 
powers from 10 dBm to +15 dBm, respectively. 
A. 50  load 
In a first case a nominal load (antenna) impedance ZLA = 50 
 (impedance ZLA0 at the center of Smith Chart in Fig. 5(a)) is 
considered and the MOS varactors are fixed to their nominal 
values Cvar1 = 1.6 pF and Cvar2 = 0.64 pF.  Fig. 8 compares the 
simulated Pout and PAE vs. Pin under three assumptions: (i) 
ideal (lossless) elements in matching networks; (ii) lossy 
inductors but ideal capacitors; (iii) lossy inductors and lossy 






Fig. 5. (a) Load impedance region (black marked area) which is transformed 
within a circle of PAE = 27%. Superimposed white and black dots are the load 
impedances used in PA experimental characterization in Section III: one 
matched (50 ) load (white dot in the center of the Smith Chart) and eight 
mismatched loads ZLA1 to ZLA8 listed in Table II). (b) Varactor actuation 
voltages as a function of the load reflection coefficient phase LA and 
magnitude |LA|. 







































Fig. 7: Fabricated PA chip in TSMCTM 0.18 m CMOS technology. Die size 
is 1.6 mm  1.6 mm. 
complex foundry models which take into account loss and 
couplings are used for the inductors and capacitors. The 
maximum Pout is 21.1dBm, 19.4 dBm and 18.7 dBm and the 
optimal PAE is 57%, 34% and 28.9%, for cases (i), (ii) and 
(iii), respectively. These results agree with the predictions 
from load-pull analysis in Fig. 1(a). In case (iii) the 1 dB 
compression point is Pout_1dB = 14.5 dBm, and for optimal 
PAE, Gp = 10.2 dB, Pin = 8 dBm. It can be observed that the 
inductor loss is a main limitation for Pout and PAE, whereas 
loss associated to capacitors has a smaller contribution. The 
simulated drain voltage and current waveforms of the PA for 
different input powers are shown in Fig. 9. It can be observed 
that in order to achieve a proper class-F voltage and current 
waveforms, a high input drive bigger than 2 dBm is required.  
Using a measurement setup consisting in a wafer-probe 
station connected to a network analyzer, the results of Figs. 10 
to 12 have been obtained. Fig. 10 compares the measured and 
simulated large signal S-parameters of the fabricated PA chip, 





Fig. 8. Simulated PA behavior for VDD = 3V. (a) Output power. (b) PAE. 
 
Fig. 9. Simulated drain voltage and current waveforms of the proposed class-F 
PA for different input powers (-5 dBm, 0 dBm, 5 dBm, 7 dBm, 10 dBm). 
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Fig. 10. Simulated (dash) and measured (solid) large signal S-parameter 
results of the proposed class-F PA: (a) |S11| and |S22|, (b) |S21| and |S12|. 
 
 
Fig. 11. Simulated and measured PAE (%) as a function of output power for 
bias voltages VDD = 3 V and VDD = 4 V. 
 
Fig. 12. Simulated and measured gain (dB) as a function of output power for 
bias voltages VDD = 3 V and VDD = 4 V. 
 
Fig. 13. Simulated (grey) and measured (black) output power spectrum for 50 
 load impedance. 
 
measured gain is 11.5 dB and the simulated gain is 12.3 dB at 
2.4 GHz. The PA performance regarding PAE and Gp are 
measured versus output power and compared to simulations in 
Fig. 11 and Fig. 12. Besides the nominal bias point a higher 
bias voltage (VDD = 4 V, VGG = 1.5 V) has also been used in 
measurements. For VDD = 3 V, a maximum measured PAE of 
22% for Pout = 16.8 dBm with Gp = 7.9 dB is obtained. For 
VDD = 4 V, the maximum measured PAE increases to 26.5% 
for Pout = 18.7 dBm with Gp = 9.7 dB, and a maximum output 
power of 19.2 dBm is obtained with a PAE of 20%, being the 
measured 1 dB compression point Pout_1dB = 15.8 dBm. The 
measured OIP3 and IIP3 are 23.4 dBm and 12.2 dBm, 
respectively. In both cases the measured output power is 
shifted down 2 dB with respect to the simulated output power. 
This difference is mainly attributed to the quality factor of 
fabricated inductors and capacitors (including MOS varactors) 
which may have been overestimated in simulation. If, for 
instance, slightly smaller values (QL = 8 and QC = 15) were 
considered, then Gp decreases by 1.5 dB. 
For nonlinear measurements a CW/digitally-modulated RF 
generator is connected to the input of the wafer-probe station 
and a spectrum analyzer/vector signal analyzer to its output. A 
directional coupler is inserted between the wafer-probe station 
output and the spectrum analyzer in order to obtain an 
accurate measurement of the output power using its coupled 
port. To this end, the loss produced by the directional coupler 
and connection cable is characterized prior to the 
measurement.  The simulation and measurement results of the 





 harmonics are 28 dBc and 32.6 dBc 
respectively. The output spectrum shows a high harmonic 
suppression up to 5
th
 harmonic which shows that the proposed 
topology has the ability to reject harmonics without an extra 
filtering section. The measured total harmonic distortion 
(THD) is 4.9%. 
To assess the PA nonlinear behavior under real operating 
conditions, adjacent-channel leakage ratio (ACLR) 
measurements have been performed using IEEE 802.11g WiFi 
signals (OFDM64 QAM with maximum data rate of 54 Mb/s 
and PAPR = 9 dB) delivered to the PA input. Fig. 14 shows 
the measured spectrum regrowth at the output of the amplifier 
for Pout = + 2 dBm and Pout = + 18.7 dBm. The latter 
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corresponds to maximum PAE. The bias condition is VDD = 4 
V. It can be observed that the PA meets WiFi mask 
specifications (trace below blue limit line) for Pout  18 dBm. 
The measured ACLR values (in dBc) at 2.412 GHz (WiFi 
channel #1) for different output powers are presented in Table 
I. As expected, ACLR degrades with increasing Pout, but even 
at highest Pout levels (with optimum PAE) ACLR is better than 
26.6 dBc. Fig. 15 shows the measured EVM (%) of a WiFi 
IEEE 802.11g OFDM64 QAM signal with maximum data 
rate of 54 Mb/s. For Pout  7 dBm the PA features an EVM  
1.3%. For Pout  13 dBm the PA features an EVM  5.6%, 
which allows the maximum specified data rate (54 Mb/s). For 
Pout = 18 dBm, the EVM is 14.4%, which allows a maximum 
data rate of 24 Mb/s. The above results mean the PA must 
operate at 5.7 dB back-off to meet the EVM specifications at 
maximum data rate (54 Mb/s). Back-off is evaluated as the 
maximum output power for maximum PAE (18.7 dBm) minus 






Fig. 14. Measured spectrum regrowth of a WiFi IEEE 802.11g signal 
produced by the PA with a matched 50  load. (a) Pout = + 2 dBm. (b) Pout =  
+ 18.7 dBm (corresponding to maximum PAE). The indicated absolute power 
levels are not actual PA output power because of the measurement setup 
couplers and attenuators. 
B. Mismatched loads 
In order to test the effect of antenna load (ZLA) variation, 
which can occur by the hand and head effect on the mobile 
phone [22], [23], the PA is measured with different 
mismatched loads and tuned. Using an output tuner, eight load 
impedances covering the theoretical load impedance region 
(black region in Fig. 5(a)), which is transformed within a 
circle of PAE = 27%, have been synthesized at 2.4 GHz. The 
tuner is composed of a 50  coaxial sliding line to change the 
load (antenna) reflection coefficient phase, and a 25  fixed 
line which can be combined with a fixed attenuator to change 
the load (antenna) reflection coefficient magnitude. The tuner 
is inserted between the power amplifier output and the 
network analyzer (or spectrum analyzer/vector signal 
analyzer). These mismatched impedances are plotted as 
superimposed black and white dots in Fig. 5(a) (ZLA1 to ZLA8) 
and listed in Table II. 
TABLE I 
MEASURED ACLR FOR DIFFERENT LOAD IMPEDANCES AND OUTPUT POWERS 
 Pout  = 12 dBm Pout  = 16 dBm 













50* (L)   -38.2  -30.3  -26.6 
50* (U)   -39.9  -31.4  -26.9 
19.9j7.1 (L)  -35 -38.4 -26.3 -29.7 -23.3 -26.4 
19.9j7.1 (U)  -39.7 -43.1 -31.2 -35 -25 -26.9 
145.5j18.5 (L) -37.8 -42.4 -28.3 -33 -25 -29.8 
145.5j18.5(U) -38.3 -42 -29.9 -33.5 -25.5 -29.3 
* For a matched load (50 ), Cvar1 and Cvar2 have nominal values  








 Output power (dBm) 
Fig. 15. Measured EVM (%) of a WiFi IEEE 802.11g signal produced by the 
PA with a matched 50  (antenna) load (in a tuned case), and with a 
mismatched (antenna) load ZLA6 = 145.5j18.5  (not-tuned and tuned cases). 
TABLE II 
MEASURED PAE AND OUTPUT POWER FOR DIFFERENT LOAD IMPEDANCES  
ZLA_i (), 
(i = 0,1,…8) 
Not Tuned Tuned var1 
Tuned 













50*     26 18.7 
80.7 + j3.9 10 15.4 12 16 18.6 17.5 
37.8 + j33.3 11 15.7 17.1 17.2 19.3 17.6 
24.3 + j5.5 5 13.5 10.3 15.5 12.4 16.1 
41.5  j48 4.7 13.3 10.7 15.6 19.7 17.7 
19.9  j7.1 5.2 13.7 12.7 16.8 15.3 17.5 
145.5  j18.5 6.5 13.4 16.2 16.4 19.9 18.9 
18.8 + j 20.5 3.8 15.5 12 16.9 13 17.5 
65.2 + j 66.4 4.7 18 13.1 19.2 19.4 19.2 
* For a matched load (50 ), Cvar1 and Cvar2 have nominal values 












0 5 10 15 20
             50 (tuned) 
   X           X     ZLA6 (not tuned)    
   X           X            ZLA6 (tuned)    
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applying any voltage to the MOS varactors (Cvar1 and Cvar2 in 
Fig. 6). This case is referred as not-tuned performance. Then 
the MOS varactors are tuned manually by changing the DC 
voltage applied to their gate using the control voltages in the 
look-up table presented in Fig. 5(b) ranging from 3 V to 3 V. 
This case is referred to as tuned performance. Three tuning 
conditions are considered: not-tuned, tuned using only Cvar1 
and tuned using both Cvar1 and Cvar2. The performance of the 
PA regarding measured PAE and gain for four selected loads 
are shown in Fig. 16 and Fig. 17 respectively.  
  
(a)            (b) 
  
(c)            (d) 
Fig. 16: Measured PAE for different load impedances of (a) 80.7 + j3.9 , (b) 
37.8 + j33.3 , (c) 41.5  j48 and (d) 65.2 + j66.4 , compared in three 
different conditions of no tuning (dashed), one varactor (Var1) tuned (circle), 
and both varactors (Var1 and Var2) tuned (cross). 
 
  
(a)            (b) 
  
(c)            (d) 
Fig. 17: Measured gain for the same impedances as in Fig. 16 compared in 
three different conditions of no tuning (dashed), one varactor (Var1) tuned 






Fig. 18. Measured spectrum regrowth of a WiFi IEEE 802.11g signal 
produced by the PA for the mismatched load ZL65 = 145.5j18.5 . (a) Not- 
tuned state. (b) Tuned state with Pout = 16 dBm. The indicated absolute power 
levels are not actual PA output power because of the measurement setup 
couplers and attenuators. 
   
It can be observed that when using Cvar1 as tuning element 
the gain and output power increase around 1-2 dB, and when 
using both Cvar1 and Cvar2 as tuning elements a total gain and 
output power increase of 2 dB to 6 dB is achieved. In Fig. 17 
it is observed that the gain for maximum PAE ranges from 8 
to 9 dB, very close to the matched load case. The tuning 
results are also compared in Table II showing, for each load-
impedance, a significant increase in PAE in the tuned 
condition with respect to not-tuned. For ZLA1, ZLA2, ZLA4, ZLA6 
and ZLA8, the tuned PAE is close to 19%, in contrast to very 
low values for not-tuned condition. The highest tuned PAE is 
19.9% for ZLA6, and the highest Pout is 19.2 dBm for ZLA8, 
same as in the matched load condition. ZLA4 = 41.5  j48  
which is theoretically out of the load impedance region of Fig. 
5(a), reaches a tuned PAE of 19.7%. This shows that the 
proposed circuit successfully compensates the effect of PA 
load variation. By tuning Cvar1 and Cvar2 varactors the 
nonlinear distortion is reduced with respect to not-tuned 
condition. As an example, Fig. 18 shows the measured 
spectrum regrowth for the mismatched load ZLA6 = 145.5  
j18.5 before and after tuning. In the tuned state, the PA is 
delivering an output power Pout = 16 dBm. It can be observed 
that in tuned condition the spectrum regrowth is highly  
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TABLE III 






















2 15.4 40.6 NA N/A 0.81 E NO Fully Integrated 
Injection-locking to 
increase PAE 










Tuning for DC supply 
compensation 




0.8 9 NA      19 N/A 0.7 E NO Fully Integrated 







3.3 26.7 34.2 31.2 ACLR = -
35.2dBc 
1.41 F NO OFF chip OMN and 
feedback 





















1.5 8.5 - 24.8 49 NA N/A 0.43  F NO Fully Integrated 










31.8 43 NA N/A 2.0 F NO Fully integrated 




3 22.8 42  10.5  IIP3 = 19.5 
dBm 
THD = 4% 
N/A F NO OFF chip OMN 
 






3 27.3 (CW) 
21.8 
(16QAM) 
28.6 16.8 EVM = 5.6% 
16QAM 












3 - 4 19.2 26 11.5 ACLR= -
29.8 dBc 
THD = 4.9 %   




Tuning for load 
(antenna) matching 
 
reduced, which is also confirmed by the ACLR data presented 
in Table I. For ZLA6 the lower channel ACLR is reduced by 5 
dB. A similar reduction can be observed for other mismatched 
loads. At highest Pout levels (optimum PAE) it can be observed 
that ACLR is 29.8 dBc, a better value than with matched 
output load. This results show that the OMN tuner is able to 
not only match the switch-mode PA to antenna variations but 
also improve distortion and back-off characteristics. 
Regarding the EVM, in Fig. 15 it can be observed that in 
tuned condition under mismatched (antenna) load impedances, 
the EVM values improve up to 3% with respect to the not-
tuned state, completely recovering the featured EVM levels in 
the 50  load case. 
Table III shows a comparison of the PA presented in this 
paper with other PAs in the bibliography. Most PAs are not 
reconfigurable. The proposed design exhibits a PAE which is 
smaller than in [13] (frequency-reconfigurable design) and in 
the not-reconfigurable designs of [11], [14], [16] and [19], but 
the center frequencies are substantially lower (1.2 GHz, 0.9 
GHz, 1.4 GHz, 1.2 GHz and 0.915 GHz respectively). 
Furthermore, in [14] bondwires are used to implement the 
required inductors, thus avoiding the loss associated to spiral 
inductors, and in [19] bondwires, SMD capacitors and SMD 
inductors are used. In [16], a partially off-chip output 
matching network is used (bondwire and SMD capacitor). The 
PAE of the Class-E power amplifier reported in [5] is 40.6% 
at 5 GHz, but it is using an injection-locking technique. 
Concerning the gain of the proposed power amplifier, it is 
similar to the amplifier reported in [16] (10.5 dB at 1.9 GHz) 
and in [13] (14.9 dB at the frequency 1.2 GHz, which is lower 
than 2.4 GHz). Compared to [4] and [19], it is smaller (19 dB 
at 2.4 GHz, and 31.2 dB at 0.915 GHz, respectively), but in  
 
[4] and [19] multistage designs are used. Concerning the area 
of the proposed power amplifier, it is smaller than that of [6], 
very similar to [13], and bigger than that of [11], [14] and 
[19], but the designs of [11], [14] and [19] are not 
reconfigurable. Among the reconfigurable designs, 
reconfiguration responds to different criteria (frequency band 
in [13] and DC power in [6]) than the load (antenna) variation 
criteria proposed in this paper. Only in [34] an efficiency 
enhancement is provided against antenna mismatch, but the 
allowed load mismatch (2:1 VSWR) is smaller than in the 
design proposed in this paper (3:1 VSWR, corresponding to 
(|LA| = 0.5). To the authors’ knowledge, the PA presented is 
the only integrated class-F PA aimed to continuous load 
variation adjustment at fundamental frequency (without 
affecting harmonic tuning) using MOS varactors, and has an 
excellent balance between output power, PAE and distortion. 
The OMN tuner proposed in this paper could be automated 
in order not to require human intervention. This requires 
knowledge of the instantaneous (real time) value of the 
(antenna) load impedance, which in turn can be accomplished 
by adding elements for impedance-sensing and actuation of 
the MOS varactors in the OMN tuner shown in Fig. 6. A 
possible configuration of this system is shown in the block 
diagram of Fig. 19, which can be easily fabricated using 
commercially-available integrated circuits, and also it would 
be possible to integrate the full system in CMOS to obtain an 
on-chip solution. The system includes a directional coupler, 
two peak detectors, a phase comparator, and a digital 
microcontroller system which incorporates A/D and D/A 
blocks, a CPU, the stored look-up table values of Fig. 5(a), 
and a control algorithm. The directional coupler could be 
implemented using lumped elements [35] to save area. The 
PAPER ID: TCAS-I-02233-2017.R3 11 
impedance detector consists of two peak detectors and a phase 
comparator, delivering a very-low frequency signal containing 
the amplitude and phase information of the incident and 
reflected waves, respectively. A possible CMOS vector-
detector configuration is reported in [36]. A raw measurement 
of the (antenna) load reflection coefficient is obtained from the 
complex ratio between detected incident and reflected waves, 
/ · Mjref incM M M e
 . In order to de-embed the actual antenna 
reflection coefficient · LAjLA LA e
    a mathematical correction 
is applied to M , which takes into account the effect of the 
directional coupler and the loads of coupled ports (
ref and 
inc in Fig. 19). The digital control system compares the 
measured (corrected) antenna reflection coefficient values 
with the load values stored in a look-up table jointly with the 
actuation-voltages plotted in Fig. 5(b). Using an algorithm for 
estimation of minimum distance, the closest impedance value 
in the look-up table is selected, and the corresponding 
actuation voltages Vctl1 and Vctl2 are used to tune the varactors 
automatically. This procedure is repeated for any antenna 
reflection coefficient (which is time-varying due to hand and 
body effects). In this way the tuner could be controlled 
automatically in real time. The estimated overhead produced 
by a control system such as the one illustrated in Fig. 19 is 
low. Excluding the micro-controller it is less than 1% of the 
PA power consumption and around 15 % of die area [37], and 



















































Fig. 19. Possible block diagram for an impedance-sensing and varactor-
actuation system to automatize the control of the proposed OMN tuner. 
IV. CONCLUSION 
In this work, a novel reconfigurable CMOS class-F power 
amplifier at 2.4 GHz with up to 3
rd
 harmonic tuning has been 
presented. It is able to match load variations caused by hand 
and body effect on the antenna. The amplifier measurements 
for a nominal load impedance of 50 show an optimal PAE 
of 26%, a THD of 4.9%, and ACLR of -26.9 dB while 
delivering an output power of 18.7 dBm. Load (antenna) 
variations are compensated by using an impedance tuner in the 
amplifier output matching network which integrates two RF 
MOS variable capacitors. The measured results for 
mismatched loads show that the impedance tuner is able to 
continuously tune load reflection coefficients with a 
magnitude up to 0.5 maintaining a tuned PAE better than 
18.6%, in the phase range [+90º,  90º], with an output power 
higher than 17.5 dBm. The maximum tuned PAE and output 
power are 19.2 dBm and 19.9% respectively which coincides 
with the result in the matched output load condition. Also in 
the tuned condition the PA is able to compensate the nonlinear 
distortion. The measured lower channel ACLR for 
mismatched loads is reduced by 5 dB with respect to the not-
tuned condition, reaching -29.8 dBc for an output power of 18  
dBm (maximum PAE). Thus the proposed reconfigurable 
tuner circuit concept is validated, showing that it is able to 
successfully compensate the effect of load variation on the 
power amplifier performance. 
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